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Abstract
An 8 channel, full-custom ASIC prototype, named
”CMAD”, designed for the readout of the RICH-I detector sys-
tem of the COMPASS experiment at CERN is presented.
The task of the chip is amplifying the signals coming from
fast multi-anode photomultipliers and comparing them against
a threshold adjustable on-chip on a channel by channel basis.
CMAD, developed using a 350nm commercial CMOS
technology, occupies an area of 4.7x3.2mm2 and consumes
26mW/Ch power from a 3.3 V single source.
I. INTRODUCTION
COMPASS [1] is an experiment at the CERN SPS designed
to study the structure and spectroscopy of hadrons with diverse
types of high intensity beams. One of the key components of the
experimental apparatus is a Ring Imaging CHerenkov (RICH)
detector, used to perform particle identification.
In order to improve the reconstruction efficiency of the
RICH, an upgrade is under development [2]. The experience
gained with the first physics runs has, in fact, shown that a trig-
ger rate of 100 kHz and a single channel rate of 5 MHz should
be sustained in order to reach optimal performance. These tight
requirements can be achieved by detecting the photons produced
in the sensitive volume by photomultiplier tubes equipped with
fast read-out electronics. The granularity of the system demands
the use of compact multi-anode photomultipliers (MPT). The
increased event rate that the system has to cope with has moti-
vated the development of a new front end (FE) ASIC. This chip
will replace the MAD-4 [3] presently used in the read-out of the
RICH-I.
This chip named CMAD is presented in this paper. Produced
in AMS 0.35 µm CMOS technology, the chip performs binary
read-out of the MPT signals.
Section II gives an architectural overview. Section III deals
with circuit design. Section IV summarizes preliminary test re-
sults.
II. ARCHITECTURE
Fig. 1 shows the architecture of a single channel. Each pro-
cessing channel features a low-noise transimpedance amplifier
followed by a shaper with 10 ns peaking time, a baseline re-
storer, a comparator, a programmable oneshot and an LVDS
driver.
The gain of the preamplifier can be adjusted from 0.4
mV/fC to 1.2 mV/fC in steps of 0.08 mV/fC. This allows
to compensate at least partially for the channel-to-channel gain
variation of the MPTs. Additionally, the threshold of each com-
parator can be adjusted on a channel by channel basis via a local
8-bit digital to analog converter (D/A). The gain of the front-end
and the D/A codes are programmed using a digital control unit








Figure 1: Binary read-out architecture of a single channel.
The fast shaper shown in Fig. 2 is based on a class AB opera-
tional amplifier [4] around which two feedback networks are im-
plemented. A fast path performs high frequency filtering while a
slow feedback provides the AC coupling with the previous stage









Figure 2: Architecture of the shaper in the channel.
A fast unity gain buffer with limited slew rate is used in the
baseline control loop. Fast output signals at the output of the
shaper are clipped before arriving at the transconductor stage.
The baseline stabilization circuit is designed to reduce the base-
line shift to less than 3 mV for output pulses with a 3 V ampli-
tude and 10 MHz rate.
The peaking time at the output of the shaper is 10 ns. The
system has been designed to cope with a rate in excess of 5
MHz/Ch. The output pulses are stretched by a programmable
one-shot and sent to an output stage able to drive long twisted
pair cables with LVDS compatible levels (Fig. 1).
III. CIRCUIT DESIGN
Fig. 3 shows the implementation of OTA used within the
shaper. The class AB CMOS OTA circuit dissipates 3 mW of
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static power from a 3.3 Volts power supply and drives a 10 pF
load with a slew rate of more than 500 V/µs.
Figure 3: CMOS AB class OTA.
In the binary architecture given in Fig. 1, a global D/A
can not be used since each of the read-out channels needs its
own comparator that operates independently from the rest. This
brings the necessity of a low power and small area D/A architec-
ture, since it would be used for each read-out channel and thus
more than once per chip.
Conceptually, the simplest D/As use a binary-weighted ar-
chitecture, where n-binary weighted elements (current sources,
resistors or capacitors) are combined to provide an analog out-
put (n = D/A resolution). Digital encoding circuits are mini-
mized, but the difference between the MSB and the LSB weights
increase with increasing resolution, making accurate element
matching difficult.
Among others like Kelvin divider or segmented architec-
tures, the R-2R, or ladder, architecture relaxes component-
matching requirements since only two component values are
required in a 2:1 ratio. The R-2R architecture can be config-
ured as a voltage- or current-mode D/A, together with different
advantages and disadvantages.
A drawback of a current-mode R-2R architecture is the in-
version introduced by the opamp which usually exists as an out-
put current-to-voltage converter. Another disadvantage is the
complicated stabilization of the opamp due to the fact that the
D/A output impedance varies with digital input code. Current
mode operation also results in higher glitch, since the switches
connect directly to the output.
Advantage of voltage-mode R-2R configuration is that the
output voltage has constant impedance, thus simplifying ampli-
fier stabilization. Glitch generated by switch capacitance is also
minimized. The drawback of voltage-mode R-2R configuration
is that the reference input impedance varies widely, so a low-
impedance reference must be used. Also, the switches operate
from ground to Vref, restricting the allowed range of the refer-
ence.
CMAD implementation employs Low Drop-Out regulators
(LDOs) for setting the reference voltage and bias current of the
D/A together with other blocks. The technology used (0.35 µm)
has relatively a high analog performance compared to recent low
feature size technologies, so the amplifier compensation is eas-
ily achievable for the whole operation range. Relatively a high
accuracy of matching is also feasible with proper layout.
Concerning the above discussion, CMOST-only current-
mode R-2R architecture is a suitable solution as it is composed
of only transistors that are compact and that consume very low
power. An important concern is also the output impedances
driving the comparator, namely the outputs of the shaper and
the D/A. For proper functioning of the comparator input stage
which is basically a differential pair, it is desired to equalize
these impedances. The shaper has a low output impedance, thus
requiring the same for the D/A.
Fig. 4 shows conceptually the architecture of the small area-
low power 10-bit D/A used for setting the threshold of the com-
parator [6]. In such an architecture, transistors in the ladder
do not necessarily emulate identical resistor values but instead,
successful operation is based on linear current division principle
[7]. The accuracy of the division technique used is based on the
characteristic I-V curve matching of the two transistors but not







































Figure 4: 10b CMOS-Only R-2R architecture.
In operation, first two MSBs are set globally together with
the base line and the effective resolution required by the channel
is 8 bits. Additional pads are also provided for the flexibility of
disabling the on-chip LDO reference to be able to apply exter-
nal sources. The LSB, thus the resolution, of the D/A can be
adjusted for different conditions, in this way.
Power consumption of the D/A in Fig. 4 is approximately
1.1 mW including the opamp. A current mirror implementation
with the same functionality and power consumption would ex-
hibit a much larger output impedance. CMOST-only R-2R core
operates with 50 µA of current which is negligible compared to












Figure 5: LDO voltage reference.
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On-chip biasing is implemented via reference sources based
on LDOs driven by band-gap voltage sources, as seen in Fig.
5. Linear voltage regulators use an active pass element (MP) to
reduce the input voltage (Vdd) to the regulated output voltage
(VOUT ). Linear voltage regulators force a fixed voltage level to
appear at the output terminal.
The LDOs implemented for CMAD are optimized for sub-




















Figure 6: Implemented opamp-less band-gap reference.
Fig. 6 shows the implementation of the opamp-less band-
gap reference driving the LDOs. The reference voltage output
is given as VREF = VBE3 + 5VT ln(n) where VBE3 is the B-
E potential difference of Q3, VT is the thermal voltage and n
(=33) is the area ratio between Q2 and Q1. Band-gap in Fig. 6
consumes 93 µW from 3.3 V single source.

































Figure 7: Measurement results for adjustable gain of the preamplifier
as a function of R and C binary D/A converter inputs.
IV. TEST RESULTS
Measurements showed good agreement with simulation re-
sults. Gain and the output pulse shape of the preamplifier is
adjustable by controlling the values of capacitive and resistive
components in the feedback path. These component values can
be set either independently or in a correlated manner in order to
preserve the shape of the output signal.
The gain of the preamplifier is a strong function of the resis-
tor as seen in Fig. 7. Gray curves show the gain variation due
to change in resistor while the capacitor value is preserved. In
order to keep the signal with the optimum shape, the capacitor
should be adjusted in such a way that the time constant remains
the same. The black curve (R=C) shows the gain for which the
digital inputs are equal, thus the output signal shape is main-
tained. As seen in Fig. 8, capacitor value has only a slight effect
on the preamplifier gain. It is utilized to adjust the time constant
but not the gain itself. An increase in the binary code for resistor
must be accompanied by an increased capacitor code. Reverse
logic is used internally in the chip to preserve the direction of
the digital code change maintaining optimum signal shape.
Figure 8: Measurement results for adjustable gain of the preamplifier
as a function of R and C binary D/A converter inputs.
Linearity of the preamplifier output is important for proper
operation. Fig. 9 shows the measurement results. In the upper
plot, circles represent the normalized preamplifier output values
and the solid line is the linear fit. The nonlinearity is less than































Figure 9: Gain linearity of the preamplifier; measurement and linear fit




An 8 channel, full-custom ASIC prototype, named CMAD,
designed for the readout of the RICH-I detector system of the
COMPASS experiment at CERN is presented.
In CMAD, threshold of each channel can be adjusted inde-
pendent from the other channels. Thanks to low noise preampli-
fier, lower thresholds can be set individually to improve front-
end performance. Table 1 summarizes the specification details.
The ASIC, shown in Fig. 10, implemented in AMS 0.35 µm
commercial technology, occupies 4.7x3.2mm2 of area and con-
sumes 26mW/Ch power from a 3.3 V single source.
Table 1: CMAD Specifications
Technology 0.35 µm
Number of Channels 8/Chip
Preamplifier Gain Range 0.4-1.2 mV/fC
Preamplifier Gain Resolution 0.08 mV/fC
Peaking Time 10 ns
Speed >5 MHz/Ch
Chip Size 4.7x3.2 mm2
Power (w/o LVDS Drivers) 26 mW
Figure 10: CMAD chip layout.
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